





**PART – B**

- 5 a. The differential amplifier shown in Fig.Q.5(a) uses transistors with  $\beta = 100$ . Evaluate:
- Input differential resistance ( $R_{id}$ ).
  - Overall differential voltage gain  $V_o/V_{sig}$  (neglect the effect of  $V_o$ ).
  - CMRR in dB. (Assume  $A_{cm} = 5 \times 10^{-4}$ ).
  - Input common mode resistance (assuming that the early voltage  $V_A = 100V$ . (10 Marks)



- b. Draw the two-stage CMOS Op-Amp circuit and explain it. (10 Marks)
- 6 a. Explain the properties of negative feedback. (10 Marks)
- b. Explain the effect of feedback on the amplifier stability and pole location. (07 Marks)
- c. What are the properties of current amplifier? (03 Marks)
- 7 a. Derive the expression for the closed loop gain  $V_o/V_{in}$  of the circuit shown in Fig.Q.7(a). (08 Marks)



- b. With the help of mathematical analysis, explain how to minimize the temperature effect in logarithmic amplifier. (10 Marks)
- c. What are DC imperfections? (02 Marks)
- 8 a. Obtain the PUN from the PDN and vice versa for the following expressions:
- $Y = \overline{A(B + CD)}$
  - $Y = \overline{\overline{A}(B + AC)}$
- (12 Marks)
- b. Define the following parameters with respect to CMOS:
- Propagation delay
  - Robustness
  - Delay power product
  - Dynamic power dissipation.
- (08 Marks)